Semiconductor Engineering (@SemiEngineering) header
Semiconductor Engineering (@SemiEngineering) profile picture
Silicon Valley
Joined September 2013
Photo by Semiconductor Engineering (@SemiEngineering)Photo by Semiconductor Engineering (@SemiEngineering)Photo by Semiconductor Engineering (@SemiEngineering)Photo by Semiconductor Engineering (@SemiEngineering)Photo by Semiconductor Engineering (@SemiEngineering)Photo by Semiconductor Engineering (@SemiEngineering)Photo by Semiconductor Engineering (@SemiEngineering)Photo by Semiconductor Engineering (@SemiEngineering)Photo by Semiconductor Engineering (@SemiEngineering)Photo by Semiconductor Engineering (@SemiEngineering)
Test Struggles To Keep Pace With AI semiengineering.com/test-str… Rapidly changing workloads, more test insertions, and fragmented data complicate chip testing. #semiconductor #ATE #semiconductortest @pdf_solutions @Advantest_ATE @Teradyneinc @siemenssoftware #Vinci #agenticAI
2
2
9
472
Semiconductor Engineering retweeted
Latest: HBM smuggling into China; Nvidia H200s held in Hong Kong; Micron pauses Taiwan fab; Samsung expands HBM base-die capacity; Bosch chip division; Marvell-Lumentum deal draws scrutiny; more acquisitions, market reports and earnings semiengineering.com/chip-ind… #semiconductor
5
12
1,165
Semiconductor Engineering retweeted
College Grads And AI Computer science majors may be in an awkward space; EE grads are fine for now. semiengineering.com/college-… #AgenticAI #engineering #workforce #EEeduction @AlphaDesignAI @Cadence @Synopsys @unisouthampton #llmdaai
1
2
13
1,208
Latest: HBM smuggling into China; Nvidia H200s held in Hong Kong; Micron pauses Taiwan fab; Samsung expands HBM base-die capacity; Bosch chip division; Marvell-Lumentum deal draws scrutiny; more acquisitions, market reports and earnings semiengineering.com/chip-ind… #semiconductor
5
12
1,165
College Grads And AI Computer science majors may be in an awkward space; EE grads are fine for now. semiengineering.com/college-… #AgenticAI #engineering #workforce #EEeduction @AlphaDesignAI @Cadence @Synopsys @unisouthampton #llmdaai
1
2
13
1,208
Semiconductor Engineering retweeted
Rise in complexity is pushing engineers to validate hardware, software, and physical constraints earlier in the design flow, but fragmented workflows make that difficult. semiengineering.com/shift-le… #semiEDA @SilvacoGroup @axiomise @Synopsys #HiveWare #semiconductor #verification
1
3
13
911
Semiconductor Engineering retweeted
Advanced packaging, photonics, test, and AI are increasingly intertwined; very different conversations ahead. Big shifts seen at SEMICON West semiengineering.com/chip-sca… #semiconductor
2
3
13
1,193
Semiconductor Engineering retweeted
New technical papers recently added to Semiconductor Engineering’s library semiengineering.com/chip-ind… #semiconductor #DRAM #CFET #HBM #EUVlithography #photonics #CIM
2
4
16
1,288
Rise in complexity is pushing engineers to validate hardware, software, and physical constraints earlier in the design flow, but fragmented workflows make that difficult. semiengineering.com/shift-le… #semiEDA @SilvacoGroup @axiomise @Synopsys #HiveWare #semiconductor #verification
1
3
13
911
Semiconductor Engineering retweeted
Latest: HBM shortages threaten AI expansion; TSMC weighs price hikes; adv. packaging ramps; domain-specialized AI models; Infineon & UMC boost fab investments; Intel’s quantum move; Lam & imec advance 3D integration; Google expands TPUs; CPU benchmarking semiengineering.com/chip-ind…
2
7
25
1,979
New technical papers recently added to Semiconductor Engineering’s library semiengineering.com/chip-ind… #semiconductor #DRAM #CFET #HBM #EUVlithography #photonics #CIM
2
4
16
1,288
Latest: HBM shortages threaten AI expansion; TSMC weighs price hikes; adv. packaging ramps; domain-specialized AI models; Infineon & UMC boost fab investments; Intel’s quantum move; Lam & imec advance 3D integration; Google expands TPUs; CPU benchmarking semiengineering.com/chip-ind…
2
7
25
1,979
Rethinking Shift Left In Chip Design semiengineering.com/rethinki… Is it better to do everything earlier in the flow, or should design be more flexible and iterative? #semiEDA #chipdesign @SilvacoGroup @axiomise #Hiveware @Synopsys #shiftleft #semiconductor
1
1
6
735